Introduction
As CMOS devices further scale-down, one of the main issues of NiSi is its thermal stability [2] [3] [4] [5] [6] [7] . Recently, it was found that the agglomeration temperature and phase transformation temperature of NiSi film on silicon carbide (Si 1-x C x ) epitaxial layer are higher than those on typical Si substrate [8] [9] [10] . However, the mechanism of thermal stability improvement and the impact of carbon incorporation on shallow junction characteristics have not been studied clearly. In this work we used the ion implantation (I/I) technique to incorporate C atoms into Si substrate. The impact of C I/I on the characteristics of the NiSi contacted n+/p shallow junction is evaluated.
Experiments
The starting material was boron-doped (100)-oriented Si wafer with a resistivity of 2~7 Ω-cm. After typical LOCOS isolation, a 70 nm thick screen oxide was thermally grown. Then C ions were implanted at 40 KeV to a dose of 1x10 15 or 5x10 15 cm -2 followed by a rapid thermal annealing at 1100 °C for 30 sec. After etching the screen oxide, As ions were implanted to a dose of 5x10 15 cm -2 at 35KeV or 85KeV. Dopants were activated by a 1050°C spike annealing. A 25 nm thick Ni layer and a 5nm thick TiN capping layer were deposited by a sputtering system followed by a two-step annealing process to form Ni-silicide [11] . The process flow is shown in Fig.1 and the main split conditions are summarized in Table 1 . Fig.2 and 3 shows the sheet resistance as a function of the silicide formation temperature. Higher C I/I dose results in slightly higher (~15%) sheet resistance at temperatures lower than 700 °C due to carbon segregation. The sheet resistance degradation temperature increases to 750 °C and 800 °C as the C I/I dose increases to 1x10 15 and 5x10 
Results and Discussions

A. Thermal Stability
B. Junction Characterization
The typical I-V characteristics of the NiSi-contacted n + /p junctions are shown in Fig.7 and 8. The junction with silicide formation temperature at 500 °C exhibits the lowest leakage current. For the samples with C I/I to 1x10 15 cm -2 , the leakage current increases with the silicide formation temperature monotonically. The samples with C I/I to 5x10 15 cm -2 exhibit very different leakage current behavior. Increasing the silicide formation temperature to 600 °C results in an abrupt increase of leakage current by >3 orders of magnitude. The leakage current decreases continuously as the silicide formation temperature increases to 700 °C and 750 °C, and then increases again at 800 °C. Fig.9 and 10 show the statistics of the leakage current at -3V. Fig.11 shows the SIMS depth profiles of C, Ni, and As on the 600 °C annealed C5As85 sample. The low leakage current of the 500 °C samples implies that most of the defects generated by C I/I had been annihilated by the 1100 °C post-C I/I annealing. The depth profile of Ni shows a tail in Si owing to the Ni dissolution and diffusion toward the metallurgic junction along the ion implantation induced defects during silicide formation. The leakage current degradation at temperatures higher than 500 °C should be attributed to the Ni dissolution and diffusion toward the metallurgic junction. Higher C I/I dose produces more residual defects and thus more Ni atoms can diffuse to the metallurgic junction. That is why the 600 °C C5As35 and C5As85 samples exhibit abnormally high leakage current. However, NiSi growth may inject vacancies into Si substrate. These vacancies can eliminate some residual defects. Therefore, the junction leakage current reduces as the silicide formation temperature increases from 600 °C to 700 °C and 750 °C.
Conclusions
High carbon dose improves thermal stability due to the suppression of NiSi film agglomeration and the retardation of NiSi to NiSi 2 phase transformation. However, good thin film thermal stability does not lead to good junction characteristics definitely. Ni atoms diffuse very quickly along defects. Increasing the carbon dose to 5x10 15 cm -2 , abnormally high leakage current occurs at 600 °C. To integrate the C I/I techniques into integrated circuit process, the carbon distribution must be shallower than the junction depth or the C I/I induced defects must be recovered as completely as possible. 
